Skip to main content
Ctrl+K
scade-design-rules - Home scade-design-rules - Home
  • Getting started
  • User guide
  • Metrics
  • Rules
  • Contribute
    • Examples
    • Release notes
Ctrl+K
  • GitHub
Ctrl+K
  • Getting started
  • User guide
  • Metrics
  • Rules
  • Contribute
  • Examples
  • Release notes
  • GitHub

Section Navigation

  • Annotations
  • Case
    • Default case
    • Enumeration has default case
    • State machine has default state
  • Configuration
  • Diagrams
  • Modelling
  • Naming
  • Operators
  • Packages
  • Project structure
  • Readability
  • Scade types
  • Structure
  • Tool
  • Traceability
  • User defined operators
  • PyAnsys
  • Rules
  • Case

Case#

Description

Set of rules related to the usage of case in Scade models.

Rules

Name

ID

Ref

Synopsis

DefaultCase

id_0012

SDR-39

Case default checked

EnumHasDefaultCase

id_0017

n/a

Enum default checked

StatemachineHasDefaultState

id_0105

n/a

State machine default checked
  • Show Source

© Copyright (c) 2025 ANSYS, Inc. All rights reserved.

Created using Sphinx 8.1.3.

Built with the Ansys Sphinx Theme 1.3.2.
Last updated on